I. INTRODUCTION HE performance of heterostructure field-effect tran-T sistors (HFET's) is severely affected by the parasitic source and drain resistances. In particular, the source resistance Rs degrades the intrinsic transconductance of HFET's g, , unless Rs < 1 /gm0. Reduction of the source resistance is imperative if high-performance devices are to be obtained.
In order to optimize device design by having a low source resistance, its value must first be accurately measured. The most popular technique for the measurement of the source resistance is the transmission-line model (TLM) method [ 11, [2] . This technique utilizes a special test structure that consists of several metal contact pads located at various distances from each other on top of an n+-region identical to the one utilized for the source and drain of the FET [l], [2] . This technique yields, simultaneously, the specific transfer resistance (or contact resistance per unit length, the proper figure of merit for contact resistance in lateral devices such as FET's) and the n + -region sheet resistance. From the measurement of these two parameters and from a knowledge of the dimensions of the FET, one can estimate the source resistance of any device fabricated with the same technology.
There are several problems with this approach. First, a special test structure that consumes valuable chip area is Manuscript received May 12, 1989 required. Second and most important, the typical TLM test structure is very different from a field-effect transistor structure because the standard TLM does not have a "gate." As a result, the spreading resistance due to current crowding at the source end of the gate cannot be correctly measured by the TLM. In particular, the TLM test structure is very different from a typical recessed-gate HFET, in which an n+-cap is recessed before gate metal deposition [3]. This HFET structure is under intense research because it yields devices with very small source resistance. In fact, the highest microwave performance devices to date use this recessed-gate approach [4]. For this very important class of devices, the TLM completely fails to measure the source resistance. An improved version of the TLM recently has been proposed in an effort to eliminate this severe limitation of the conventional TLM. The gated TLM (GTLM) introduces a gate between the contact pads of the otherwise standard TLM [5] . This structure correctly takes into account the additional resistance due to current crowding that exists at the gate edge of a FET. However, because the method measures the total resistance from the source to the drain, symmetric structures in which the gate is exactly positioned in the middle of the source-to-drain gap are required. Such is seldom the result of a normal HFET fabrication process.
A number of techniques for evaluating the source resistance of metal-semiconductor field-effect transistors (MESFET's) through measurements on a single device have been proposed [6]- [14] . Unfortunately, most of these techniques require assumptions that do not apply to typical HFET's. Several authors [7] [8] [9] based their techniques on Hower and Bechtel's [6] in which the total source-to-drain resistance is measured. From this measurement, the sum of the source and drain resistances can be obtained if the behavior of the sheet resistance as a function of gate voltage is known. This is rarely known in the case of HFET's. 
THEORY
The theory that will be described in this paper applies to any HFET, be it a modulation-doped FET (MODFET), MIDFET, etc., and to nonheterostructure FET's with some gate leakage, such as MESFET's or junction FET's (JFET's).
The geometry of the problem is shown in Fig. 1 , which represents a generic HFET with either a two-dimensional electron gas or a doped channel, biased in the linear mode of operation. The intrinsic device shows a wide-bandgap material that is intended to isolate the metal gate from the channel. In a MESFET, the gate-to-channel isolation is provided by the depletion region associated with the Schottky junction. In a JFET, on the other hand, the depletion region of the p-n junction fulfills the same role. Common to all of these devices is the fact that the isolation is not perfect and a small leakage current flows between the channel and the gate at room temperature for any significant gate bias.
In the linear mode of operation, in which a very small electric field exists along the channel, the proper equivalent circuit representation of the intrinsic HFET is a network of series resistances and parallel conductances, as schematically shown in Fig. 1 . The series resistances characterize the resistance of the channel, while the parallel conductances represent the leakage between the channel and the gate. This network, which is associated with the intrinsic device, is in series with the parasitic source and drain resistances Rs and RD that connect the intrinsic device to the outside world. These are the resistances that we wish to determine. Even though the source and drain n+-regions are fabricated simultaneously, the respective distances between the source and gate, and the drain and gate, are in general different, and so are Rs and The distributed resistance network associated with the intrinsic device can be analyzed using the transmission line model (TLM), as is commonly used in treating ohmic contacts [ 11. In Fig. 1 , R represents the resistance per unit length of the channel (in units of ohms per micrometer) and G represents the gate-to-channel conductance per unit length of channel (in units of reciprocal ohms per micrometer). In the linear regime, with small biases applied to drain and gate, R and G can be considered independent of the x position in the channel (the discussion section explores the limits of this approximation). In this case, the complex resistive network can be represented by a simple inverted T-type resistive circuit. Symmetry implies that both wings of the inverted T must be identical.
We denote this value by 4 Rch, or half the "channel resistance." We also denote the column of the inverted-T resistive circuit by Rg, or "gate barrier resistance." The complete equivalent circuit model for the HFET in the linear mode of operation is shown in Fig. 2 , which also includes Rs and RD.
In order to express Rch and R, as a function of R , G, and L G (with L G being the FET gate length), we must solve the TLM shown in Fig. 1 . This is carried out in the Appendix. Rch and R, are found to be (see (All) and (A14) in the Appendix)
where Zo is the characteristic impedance (in ohms)
and y is the propagation constant (in reciprocal micrometers) y = JRG. As (1) and (2) indicate, in general, Rch and R, depend on both the channel resistance R and the gate conductance G. In the case of Rch, this is because the metal gate partially shorts the channel through G and, therefore, contributes to conduction between the source and the drain. In the case of R,, this is because the channel resistance partially appears in series with the channel conductance. A plot of Rch and Rg, normalized with Z,, is shown in Fig.  3 .
It is of interest to explore the limit values of Rch and R,. In this situation, R, is solely determined by the gate conductance. Rch, on the other hand, is entirely given by the intrinsic resistance of the channel, i.e., the parallel conduction through the gate from the source to the drain is negligible. As a result, as LG --f 0, Rch --f 0 (see Fig. 3 ). This behavior of Rch for very small gate lengths will be used in our measurement procedure, as described below. For large gate barrier conductance or long gate lengths,
In this case, the gate bamer resistance is made negligibly small, and the gate metal effectively shorts the channel. This results in a channel resistance of 2Z0, independent of gate length, where a Z, arises from the resistance of the channel to the gate at each of the two ends of the gate. The behavior of Rch and R, in this limit is clearly seen in Fig. 3 . Using the equivalent inverted-T model for the intrinsic HFET shown in Fig. 2 , we can now have three possible measuring configurations. They are schematically summarized in Fig. 4 . 
A. Floating-Drain Conjguration
As shown in Fig. 4 (a), in this configuration current is injected from the gate to the source and the drain is left floating. In this case, there is no current through RD or the Rch on the drain-side half of the channel. The resistances that we measure on each pair of terminals (measured voltage divided by injected gate-to-source current) are
where the f d notation in brackets indicates a floating drain.
B. Floating-Gate Conjguration
As Fig. 4(b) shows, current is now injected from the drain to the source. and the gate is left floating. There is no current through R,, and, therefore, the gate samples the voltage in the middle of the intrinsic channel. The three measured resistances are The nine measurements summarized above are not all independent of each other. In fact, since this is a linear circuit with three terminals, at most three measurements can be performed in an independent manner. As a result, at most, on a given HFET, we can determine R,, R, + iRch, and RD + iRch. The extraction of Rs and RD, therefore, cannot be carried out from one single device.
An interesting situation appears when we have several devices that are identical to each other except for the gate length LG. If y is such that all of them are operating in the yLG << 1 regime, using (5) Additionally, one must check the validity of the linear regime approximation, i.e., the measured resistance must be independent of the magnitude and sign of the injected current. This is shown in the next section to pose no problem for practical devices.
EXPERIMENTAL
The measurement technique proposed above has been demonstrated in I~~52A10,48A~/n+-I~.53Gao,47As metalinsulator-doped semiconductor field-effect transistors (MIDFET's) with a thin and heavily doped channel. These devices, first reported in this semiconductor system in [ 161, appear very promising for ultrahigh-frequency largesignal microwave operation.
The cross section of the device used in this work is shown in Fig. 5 . In summary, this device consists of an undoped I Q .~~A~~,~~A s buffer layer, an undoped II-I,,~~G%.~~As smoothing layer, a thin and heavily doped active channel, an undoped Iq,52A10,48A~ gate barrier, and a thin Ino.53Gao.47As undoped cap. All the layers are grown by molecular-beam epitaxy on a semi-insulating InP substrate. The ohmic contacts were made with alloyed AuGeNi, and the gate metal is Ti/Au Integrated on the same wafer are test HFET's with a gate width of 28 pm and variable gate lengths of 1, 1.5, 2, 3, 5, 10, and 50 pm (as-drawn dimensions). These devices were used for the FGTLM measurements. Additionally, located next to the HFET's, there is a conventional TLM test pattern 110 pm wide with nominal contact spacings of 2, 3, 5, 10, 20, and 30 pm. All of the actual dimensions of the FET's and TLM were measured by a scanning electron microscope (SEM) with a precision of 0.1 pm.
The device studied here (see Fig. 5 ) is a depletion-mode device, and therefore, there is no need to fabricate additional n+-regions for the source and the drain. This feature provides a convenient verification of the experimental procedure proposed in this paper since the sheet resistance of the source and the drain n+-regions (measured by the TLM) should be identical to the sheet resistance of the intrinsic channel (measured by the FGTLM). This, in fact, is what is experimentally found, as described below. Fig. 7 shows measurements of Rg,( f g ) as a function of drain-to-source voltage VDs for a set of devices with varying gate lengths. The parameter on the graphs is the actual gate length measured by SEM. Around VDs = 0, the resistance measurement becomes very inaccurate because the voltage being measured is very small. This has been indicated in Fig. 7 by a broken line. All resistances were measured using the Kelvin technique to avoid contact probe resistance. For example, for R,,( f g ) , current was injected by means of two probes from the drain to the source, and the gate-to-source voltage was measured by means of two other probes. As Fig. 7 indicates, for short gate lengths, the measured resistance is effectively independent of the magnitude and sign of the injected current (i.e., less than 5 percent from -250 to +250 mV in the LG = 11.3 pm device), as a correct measuring procedure requires. For the longest gate device (LG = 57.5 pm), however, the resistance is found to decrease significantly with forward voltages (about 9 percent in the range indicated in Fig.   7 ). This is attributed to a small spacial variation of G along the channel, as discussed in Section IV of this paper. Fig. 8 plots Rgs ( fg ) , Rds ( fd ) , and Rds ( fg ) measured on a set of devices as a function of actual gate length. For the sake of clarity, we have left out the measurements of Rgd ( fg) and Rds ( fs) that also were performed. In the range of gate lengths shown in this graph, all of the resistances are found to depend linearly on gate length, as (18)-(20) predict. The data points of the LG = 57.5 pm device (not shown in Fig. 8 ) do not fall on this straight line, as will be discussed below. Straight lines were fitted to the data by the least squares technique. The extrapolation of these straight lines to LG = 0 yields Rs = 76.7 Q (from R,,(fg) and Rds(fd), RD = 78.0 Q (from Rgd(fg)andRds(fs),notshowninFig. 8),andRs + RD = 154.4 Q (from Rds ( fg)). Note the excellent internal consistency of these three results.
The results of Fig. 8 confirm additional predictions of the theory presented in Section 11. To within experimental error, R,, ( fg ) equals Rds ( fd ) as (1 8) equality was found between Rgd( fg) and Rds( fs). Additionally, the slope of Rds( fg) ( 18.5 Q/pm) is about double the slope of Rg,( fg) (8.6 Q/pm) and Of Rgd( fg) (9.3 Q/pm, not shown), as (18)- (20) predict. For comparison, measurements on the TLM pattern adjoining the devices were carried out. As is well known, the TLM yields a value for the contact resistance (specific transfer resistance) R, and the sheet resistance of the n+-region. The values extracted for these two parameters from the TLM (with gap spacing measured by SEM) were, respectively, 0.99 Q * mm and 505 Q / 0. As expected, this last value is in excellent agreement with the sheet resistance of the n+-channel, measured underneath the gate, by the FGTLM.
Taking into consideration the gate-to-source distance (measured by SEM as 1.55 * 0.09 pm), the TLM measurements predict a source resistance of 63 Q. This value is 18 percent smaller than the actual source resistance measured by the FGTLM. Similarly, a discrepancy of about 11 percent is found between the value predicted by the TLM and the one actually measured by the FGTLM in the case of the drain resistance. In many measurements that we have performed on this and on other wafers, this significant difference between the actual terminal resistance measured by the FGTLM and the calculation based on the TLM has been found to be systematic. That is, the FGTLM always measures a higher value than what the TLM predicts. This was expected because, as argued in the introduction, the TLM does not measure the resistance associated with the twodimensional flow of electrons at the source side of the gate. This is very relevant to device design because the TLM measurements underestimate the intrinsic transconductance of a device.
Since Rs and RD have already been measured, we can solve in (12)- ( 14) for the channel resistance Rch for every device. Fig. 9 plots, as a function of LG, the value extracted for Rch from the measurements of Rds( fg), Rgd( fg ), and Rgs ( fg ). The agreement among the three sets of data is rather good. The line drawn in Fig. 9 is a theoretical fit to the data using (1). The fitting parameters Further confirmation of the correctness and internal consistency of the FGTLM technique comes from a measurement of the gate bamer resistance R,. As was presented in Section 11, R, can be directly measured from Rgd( fd ) (see (10)). The result is plotted as a function of L G in Fig. 10 . The solid line in Fig. 10 represents a plot of R, from (2) using the same R and G values as in the fit shown in Fig. 9 . This excellent agreement provides confidence in the soundness of the theory underlying the FGTLM.
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IV. DISCUSSION
In order for the TLM analysis of the intrinsic device to be correct, a key requirement is that the vertical resistance of the channel has to be much smaller than the contact interface resistance with the gate [l] . In other words, the inverse of the propagation constant (the characteristic length of the problem) must be much bigger than the thickness of the channel. More specifically, the calculations of Berger The TLM is used under the assumption that R and G in the intrinsic device are independent of position. As discussed above, the floating gate samples the potential at the middle of the intrinsic channel. This implies that, for positive drain-source bias, the gate is, respectively, forward and reverse biased with respect to the source and drain of the channel. As a result, the sheet resistance of POI. the channel increases and the gate conductance decreases as one goes from the source to the drain. For short channels, only the variation of R is of relevance (see ( 5 ) ) . For long channels, the variation of G is also important (see (7)). If the maximum voltage across the device ( VDs in Fig. 7 ) is kept comparable to k T / q , the change of R along the channel should be negligible.
For long devices in which the value of G plays a role, an impact from the change of G along the channel cannot be avoided because of the expected exponential dependence of G on the gate-to-channel voltage. Specifically, in the measurement of R,, ( fg) in Fig. 7 , as G increases with forward voltage on the source side of the intrinsic channel, Z, decreases and Rch also decreases (for positive V,,). The opposite occurs for negative VDs. This is in agreement with the experimental observations of Fig. 7 for the L G = 57.5 pm device.
The FGTLM technique requires the device to be ON with the gate floating. Because of this constraint, it can only be used on depletion-mode FET's. Since measurements are taken directly on actual FET structures, however, this technique can be applied to recessed-gate FET's. The conventional TLM completely fails to determine Rs in such devices. because, in this case, io = 0, and all the current is forced to go from the source to the gate. This boundary condition, from (A8), implies The gate barrier resistance is determined as (see Fig.  11 )
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